Abstract: Peak current-mode (PCM) control has been a very popular control method in power electronic converters. The small-signal modeling of the dynamics associated with PCM control has turned out to be extremely challenging. Most of the modeling attempts have been dedicated to the converters operating in continuous conduction mode (CCM) and just a few to the converters operating in discontinuous operation mode (DCM). The DCM modeling method published in 2001 was proven recently to be very accurate when applied to a buck converter. This paper provides the small-signal models for a boost converter and analyses for the first time its real dynamic behavior in DCM. The objectives of this paper are as follows: (i) to provide the full-order dynamic models for the DCM-operated PCM-controlled boost converter; (ii) to analyze the accuracy of the full and reduced-order dynamic models; and iii) to verify the validity of the high-frequency extension applied in the DCM-operated PCM-controlled buck converter in the case of the boost converter. It is also shown that the DCM-operated boost converter can operate only in even harmonic modes, similar to all the CCM-operated PCM-controlled converters. In the case of the DCM-operated PCM-controlled buck converter, its operation in the odd harmonic modes is the consequence of an unstable pole in its open-loop power-stage dynamics.
Introduction
The concept of peak current-mode (PCM) control was launched publicly in 1978 [1, 2] , and it has become a very popular control method in DC-DC converters. The popularity is a consequence of the properties it provides, such as virtually first-order control dynamics, inherent overcurrent limiting of the switching elements, and high input-to-output voltage-noise attenuation in buck-derived converters [3] . The dynamic modeling of PCM control has turned out to be quite challenging. A large number of different modeling attempts has been published for the converters operating in continuous conduction mode (CCM), as discussed in [4] , but just a few for the converters operating in discontinuous conduction mode (DCM), such as [5] [6] [7] [8] [9] . The DCM models in [5] (pp. 478-480) were given implicitly as equivalent circuits for buck, boost, and buck-boost converters, but the low-frequency control-to-output-voltage transfer function was given explicitly in a generalized form applicable to the named converters, which seemed to predict quite well the location of the load-resistor-affected low-frequency pole in the case of a buck converter [9] . The models are load-resistor affected, and the effect cannot be removed to obtain the required unterminated models. The dynamic models in [6] were derived assuming that there was no internal feedback from the inductor current even if it was used for generating the duty ratio. The author of [6] promoted earlier, in the case of CCM operation, the influence of the sampling effect on the dynamic behavior of PCM-controlled converters but forgetting it in the case of DCM-operated converters. The basic assumption in the modeling method in [6] was
The DCM dynamic modeling under DDR control was established in the late 1990s [17] , and it was later elaborated into a more convenient form in [14] , providing the possibility of adding the effect of parasitic circuit elements and performing mixed-conduction-mode modeling as well. The models in [15] were load-resistor affected, and therefore, the modeling technique introduced in [14] is applied in this paper to obtain the unterminated state space, which accurately represents the DDR control dynamics in DCM. The power stage of the boost converter is given in Figure 1 with the open-loop PCM control system that is analyzed in this paper. The selection of the inductor was performed in such a manner that the converter would operate in DCM, when the duty ratio varied from approximately 0.039 to 0.786. The given duty-ratio range can be computed based on K crit = DD 2 and K = 2L/T s /R L (i.e., K crit = K), as instructed in detail in [5] (pp. 107-125) (Note: The method based on the application of K crit can yield quite inaccurate values for the corresponding minimum and maximum duty ratios, because it omits the effect of the circuit parasitic elements). 
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Small-Signal State Space of DDR-Controlled Boost Converter in DCM
The average state space of the DDR-controlled boost converter can be derived from Figure 1 by applying the methods described in detail in [14] , which yields the following:
The corresponding small-signal state space can be derived from Equation (2) by linearizing the averaged state space at a certain operating point by applying a partial-derivative-based method, which was introduced in detail in [11] (pp. 60,61). This procedure yields the following:
where 1 4 A − , 1 B , e V , and e I are given in Equation (4), as well as 1 3 V − and 1,2 R in Equation (5), respectively. Figure 2 shows explicitly that the predicted (solid lines: red at V in = 20 V and blue at V in = 50 V) and simulated (squares marked at 20 V and diamonds marked at 50 V) frequency responses matched each other perfectly. The predictions were based on the full-order models, which were computed according to the method introduced in [12] . The used modulator gain (i.e., 1/V M ) equaled 1/1 V (cf. [5] ).
The corresponding small-signal state space can be derived from Equation (2) by linearizing the averaged state space at a certain operating point by applying a partial-derivative-based method, which was introduced in detail in [11] (pp. 60-61). This procedure yields the following:
where A 1−4 , B 1 , V e , and I e are given in Equation (4), as well as V 1−3 and R 1,2 in Equation (5), respectively. 
The operating points (i.e., I L and D) with the parasitic circuit elements can be computed by the following:
where
and without the parasitic circuit elements by
where M = V o /V in . The duty ratio (D) in Equation (6) (i.e., f (D) = 0) can be solved by Matlab TM as follows:
Averaged Comparator Equation for PCM-Controlled DCM Boost Converter
The development of the generalized form of the duty-ratio constraints, which is applicable to the second-order converters, was given explicitly in [9] . The comparator equation applicable to the conventional boost converter can be given by the following:
where i co denotes the control current (cf. 
where ∆I L = I co − I L . Equation (11) can be developed further in terms of M and K (i.e., R eq = R L ), when the inductor-current slopes M 1 and M 2 are substituted with their physical values (Note: the parasitic circuit elements are omitted) corresponding to the actual converter as follows:
which is applicable for boost and buck-boost converters. The final form of Equation (12) can be obtained for a boost converter by substituting D with KM(M − 1) (cf. (8)) yielding
Equation (13) has two real roots, which means that there are no right-half-plane (RHP) poles in the open-loop dynamics of a boost converter (i.e., the converter is stable in open loop). The corresponding buck converter incorporates one RHP pole, and therefore, it is unstable in open loop, as discussed and demonstrated in [9] .
As discussed in [9] , the duty-ratio gain (F m ) will become infinite when the converter enters into the boundary between DCM and CCM operation, i.e., into the boundary-conduction-mode (BCM) operation, which will take place in the case of the boost converter in Figure 1 , at approximately V in ≈ 17.5 V with D ≈ 0.76. Figure 3 shows the behavior of the inductor current, when the converter enters into the mode boundary at V in ≈ 17.5 V and goes deeper into the harmonic operation mode.
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(a) (b) Figure 3 . The behavior of (a) the inductor current and (b) the average duty ratio in the mode limit (boundary conduction mode (BCM)) and in harmonic operation modes. Figure 3a shows that the converter entered into the second harmonic mode when the operating point passed through the BCM mode of operation (i.e., the black line), and it kept operating in DCM and in the second harmonic mode as well (i.e., the blue, magenta, and green lines). Figure 3b shows that the averaged duty ratio, which was computed based on av
, stays approximately at the value of 0.76 D ≈ , equaling the value in BCM. This kind of behavior equals the behavior of av D in CCM, as discussed in [4] . The origin of such a behavior is the infinite duty-ratio gain at the mode limit, maintaining the average derivative of inductor current at zero. The behavior of (a) the inductor current and (b) the average duty ratio in the mode limit (boundary conduction mode (BCM)) and in harmonic operation modes. Figure 3a shows that the converter entered into the second harmonic mode when the operating point passed through the BCM mode of operation (i.e., the black line), and it kept operating in DCM and in the second harmonic mode as well (i.e., the blue, magenta, and green lines). Figure 3b shows that the averaged duty ratio, which was computed based on D av = 1 − V in /V o , stays approximately at the value of D ≈ 0.76, equaling the value in BCM. This kind of behavior equals the behavior of D av in CCM, as discussed in [4] . The origin of such a behavior is the infinite duty-ratio gain at the mode limit, maintaining the average derivative of inductor current at zero.
The DCM-operated PCM-controlled buck converter can adopt both odd and even harmonic operation modes, when the operating point passes through the mode limit, as demonstrated in [5] . The existence of the odd harmonic operation modes is the consequence of the open-loop instability at M ≈ 2/3 at the resistive load. In Reference [8] , the operation at odd and even harmonics was assumed to be a characteristic feature of the DCM-operated PCM-controlled converters in general. The analyses performed with the boost converter, in this paper, show clearly that the even harmonic operation is a general characteristic of PCM control. The coefficients of the duty-ratio constraints in Equation (1) can be solved by replacing m 1 and m 2 with their physical values, which are given for a boost converter in Equation (14), and by linearizing the averaged comparator equation in Equation (10), including all the parasitic circuit elements.
The duty-ratio constraints for a boost converter can be given in general bŷ
and the corresponding full-order coefficients by
where V 1−3 and R 1,2 are defined in Equation (5). The duty-ratio constraint coefficients in Equation (16) can also be given in a reduced-order form as a function of M and K by omitting all the parasitic circuit elements, as in [8, 11] , as given in Equation (17) .
Full-Order PCM State-Space for PCM-Controlled DCM Boost Converter
The full-order PCM state space can be obtained by replacing the perturbed duty ratio in Equation (3) with Equation (15) yielding
where A 1−4 , B 1 , V e , and I e are given in Equations (4) and (5) 
The reduced-order state space can be obtained from Equation (18) by applying the reduced-order duty-ratio constraints in Equation (17) and replacing A 1−4 , B 1 , V e , and I e with
2.5. Full-Order PCM Transfer Functions for PCM-Controlled DCM Boost Converter
The full-order transfer functions can be solved from the linearized state space in Equation (18) with the complete duty-ratio constraints in Equation (16) and the complete DDR elements (i.e., A 1−4 , B 1 , V e , and I e ) in Equation (4) by formulating the state space into a matrix form and applying matrix manipulation techniques (cf. [11] (pp. 57-64).
The determinant (∆) of the transfer functions can be given by
and the transfer functions representing the input dynamics by
where G ci-o =î in /î co , T oi-o =î in /î o , and Y in-o =î in /v in and the transfer functions represent the output dynamics as follows:
Reduced-Order PCM Transfer Functions for PCM-Controlled DCM Boost Converter
The denominator (∆) of the reduced-order transfer functions can be given by
The transfer functions representing the input dynamics can be given by
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Load-Resistor-Affected Dynamics
The load resistor effect on the control-to-output-voltage transfer function (G co-o ) can be computed by [11] (pp. 38-39)
where G co-o and Z o-o (i.e., output impedance) are the unterminated transfer functions of the converter given in Equation (22) or in Equation (25). Here, we treat only the load effect on the denominator of the transfer functions, which represents the dynamics of the system. The load-resistor-affected full-order denominator is given in Equation (27), and the reduced-order denominator with M c = 0 is given in Equation (28), respectively.
The damping in the DCM-operated PCM-controlled converters is very high [9] , and therefore, the system poles are well separated, where the low-frequency pole (ω p-LF ) is located close to origin and the high-frequency pole (ω p-HF ) is located close to the switching frequency or beyond it. Therefore, the system poles can be approximated by utilizing the properties of a second-order polynomial s 2 + sa + b as follows:
According to Equation (29), the poles of the unterminated system in Equation (23) can be given by
and
In the case of the load-resistor-affected system in Equation (28), the poles can be given by and ω
According to Equations (31) and (33), we can conclude that the load resistor does not affect significantly the location of ω p-HF . Equation (32) indicates that the low-frequency pole given in [5] (p. 480) (i.e., Equation (34)) resembles the pole given in Equation (32) but it does not equal it.
The denominator of the transfer function in [5] can be computed to be
from which the low and high-frequency poles can be approximated to be
The low-frequency pole in Equation (34) can be obtained from Equation (36) by setting L = 0, as instructed in [5] . Table 1 shows the computed values for ω p-LF and ω p-HF at the input voltages of 20 V and 50 V. The values in parenthesis equal the load-resistor-affected values. Table 1 shows clearly that the system poles were well separated. It shows also that the effect of the load resistor was quite small. In addition, it shows that the low-frequency pole ω R L p-LF in Equation (34) and Equation (36) predicted quite well the location of the load-resistor-affected low-frequency pole as well. The high-frequency pole ω R L p-HF in Equation (36) predicted quite inaccurately the load-resistor-affected pole. Table 1 (i.e., ω z-RHP ) shows that the RHP zero is located at much higher frequencies than in the corresponding CCM boost converter (i.e., ω DCM z-RHP ≥ f s /2 vs. ω CCM z-RHP ≥ f s /100; cf. [9] (p. 153). Thus, the main contributions of the RHP zero on the control design are reflected via the high-frequency phase behavior in DCM, which allows for the use of higher bandwidth controllers than in CCM.
Generalized Transfer Functions
The control engineering block diagrams, from which the generalized transfer functions in Equation (37) (output dynamics) and in Equation (38) (input dynamics) are defined, are given explicitly in [9] :
where L c and L v denote the inductor-current and output-voltage feedback-loop gains as given in Equation (39), G DDR cL-o and G DDR co-o denote the control-to-inductor-current and control-to-output-voltage transfer functions of the corresponding DDR-controlled converter
and Z C denotes the impedance of the output capacitor, H sr denotes the high-frequency extension for correcting the phase behavior given in Equation (40), and A, B, and C are defined in Equation (41) for a boost converter, respectively.
The duty-ratio constraints applicable for Equations (37) and (38) in the case of a boost converter can be derived from Equation (16) by setting r C = 0 as
and G DDR cL-o and G DDR co-o for computing G PCM co-o of the boost converter in Equation (43) can be given by
where A 1,2 , B 1 , V e , and I e are given in Equation (4), respectively.
Simulink-Based Model Validation
The validation was performed in such a manner that the simulated frequency responses were extracted from the Simulink-base switching model corresponding exactly to the boost converter given in Figure 1 . The pseudo-random-binary-sequence-based method to extract the frequency responses is described in [13, 14] . The predicted frequency responses were computed based on the complete transfer functions given in Equation (22), where the effect of the high-frequency extension H sr in Equation (40) is added with ζ = 0.5 and ω sr = 2π f s (i.e., f s = 100 kHz) (cf. [9] ). Figure 4 shows the predicted (solid lines) and simulated (diamond and square marks) output impedance at the input voltages of 20 V and 50 V. The figure shows that there were no high-frequency effects visible at the magnitude or phase, which were actually removed by the output capacitor, as also discussed in [5] . This means that the average-model-based transfer function given in Equation (22) predicted exactly the dynamic behavior of the output impedance as such.
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The controller zero (ω z ) was placed at 1 kHz, the controller pole (ω p ) was placed at 5 kHz, and the controller gain (K cc ) was set to 88,614 to obtain the feedback-loop crossover frequency of 10 kHz and the phase margin of 60 degrees, as shown in Figure 8 . If looking carefully the behavior of the high-frequency magnitude of the feedback-loop gain (solid red line) at the input voltage of 20 V, then it would be clear that the sufficient gain margin (i.e., 6 dB at least) would determine the obtainable crossover frequency. The dashed lines denote the PI-controller design, where the high-frequency pole was omitted, as in [17] . According to the corresponding high-frequency-magnitude behavior (dashed red line), it would be obvious that the design would be easily sensitive to the high-frequency ripple effects in the duty-ratio generation process.
The controller zero ( z ω ) was placed at 1 kHz, the controller pole ( p ω ) was placed at 5 kHz, and the controller gain ( cc K ) was set to 88,614 to obtain the feedback-loop crossover frequency of 10 kHz and the phase margin of 60 degrees, as shown in Figure 8 . If looking carefully the behavior of the high-frequency magnitude of the feedback-loop gain (solid red line) at the input voltage of 20 V, then it would be clear that the sufficient gain margin (i.e., 6 dB at least) would determine the obtainable crossover frequency. The dashed lines denote the PI-controller design, where the high-frequency pole was omitted, as in [17] . According to the corresponding high-frequency-magnitude behavior (dashed red line), it would be obvious that the design would be easily sensitive to the high-frequency ripple effects in the duty-ratio generation process. 
Conclusions
The full-order dynamic modeling and comprehensive analysis of a DCM-operated PCM-controlled boost converter are presented for first time in the literature in this paper. The investigations show that the PCM-modeling technique introduced in [8] and validated in the case of a buck converter in [9] also produces accurate models for a boost converter, when the load-resistor effect is removed [10] and the high-frequency extension introduced in [9] is added. In addition, this paper shows that the reduced-order models also quite accurately predicted the dynamic behavior in this particular case. This phenomenon should not be generalized until the validity of the 
The full-order dynamic modeling and comprehensive analysis of a DCM-operated PCM-controlled boost converter are presented for first time in the literature in this paper. The investigations show that the PCM-modeling technique introduced in [8] and validated in the case of a buck converter in [9] also produces accurate models for a boost converter, when the load-resistor effect is removed [10] and the high-frequency extension introduced in [9] is added. In addition, this paper shows that the reduced-order models also quite accurately predicted the dynamic behavior in this particular case. This phenomenon should not be generalized until the validity of the reduced-order models in each specific case is verified by means of the full-order models.
Suntio [8] stated explicitly that DCM-operated PCM-controlled converters will operate in harmonic operation modes at both even and odd harmonic frequencies. The investigations in this paper show explicitly that the even harmonic-mode operation is a characteristic feature of PCM-controlled converters in general because of the infinite duty-ratio gain at the mode limit. The even and odd harmonic-mode operations of the buck converter are the consequence of the open-loop RHP pole.
It was also shown that the output-voltage transient response of the DCM-operated PCMcontrolled boost converter is outstanding compared with the corresponding CCM-operated PCM-controlled boost converter.
